

This literature was published years prior to the establishment of Agilent Technologies as a company independent from Hewlett-Packard and describes products or services now available through Agilent. It may also refer to products/services no longer supported by Agilent. We regret any inconvenience caused by obsolete information. For the latest information on Agilent's test and measurement products go to:

[www.agilent.com/find/products](http://www.agilent.com/find/products)

Or in the U.S., call Agilent Technologies at 1-800-452-4844 (8am-8pm EST)



**Agilent Technologies**

Innovating the HP Way



## Application Note 346

### A Guideline for Designing External DC Bias Circuits

- For the HP 4192A, HP 4194A, HP 4274A, HP 4275A, HP 4276A, HP 4277A -

#### 1. External DC Bias Circuit

If you need to apply up to approximately 10A DC bias to a device (ex. inductors) and measure impedance - DC bias characteristics, this can be done by inserting an external DC bias circuit between the LCR meter and the sample device. This A/N describes how to design the circuit.

#### 2. Specific parameters for the circuit

Before designing the circuit, you should decide on the following parameters before determining the circuit's elements.

- 1) DC current bias which will be applied: I [A]
- 2) Minimum measurement frequency : f [Hz]
- 3) Inductance of the sample device : Lx [H]
- 4) Oscillator output level : Vac [V]

The external DC bias circuit diagram is shown in Figure 1.

#### 3. Chokes (L<sub>1</sub>, L<sub>2</sub>)

L<sub>1</sub> and L<sub>2</sub> in Figure 1 should satisfy the following conditions;

- $|2\pi fL_1| \geq |2\pi fL_2| \geq |2\pi fL_x|$
- $|2\pi fL_2| \geq R_r$   
(R<sub>r</sub>: Range Resistance [Ω] See Table 1.)
- When the maximum DC current is applied, the cores of L<sub>1</sub> and L<sub>2</sub> must not be saturated.
- $P_{max} \geq I^2 \cdot R_{dc}$   
P<sub>max</sub>: Max. allowable power of L<sub>1</sub> and L<sub>2</sub>  
I: Max. DC current  
R<sub>dc</sub>: DC series resistance of L<sub>1</sub> and L<sub>2</sub>

You should select chokes for L<sub>1</sub> and L<sub>2</sub> which have a large P<sub>max</sub> and small R<sub>dc</sub>. R<sub>dc</sub> will influence the selection of the Zener diodes (see section 5).

#### 4. Blocking Capacitors (C<sub>1</sub>, C<sub>2</sub>, C<sub>3</sub>, C<sub>4</sub>)

- The capacitance of C<sub>1</sub>, C<sub>3</sub> and C<sub>4</sub> in Figure 1 should be

$$C \geq \frac{1}{10\pi f}$$

In case of the HP 4276A,

$$C \geq \frac{1}{2\pi f}$$

- The capacitance of C<sub>2</sub> should be as follows. Because of the high impedance of the Hp terminal, a small capacitance may be used.

$$C_2 \geq \frac{1}{10^3 \pi f}$$

- Withstanding voltage,  $V_{dc}$ , of  $C_1$  and  $C_2$  depends on DC resistance of  $L_1$ , the output voltage of DC power supply, and the DC bias current. It should be determined as follows.

$$V_{dc} > V - I \cdot R_{dc1}$$

$V_{dc}$ : Withstanding voltage of  $C_1, C_2$   
 $V$ : Output voltage of DC power supply  
 $I$ : DC bias current  
 $R_{dc1}$ : DC resistance of  $L_1$

However the following equation is recommended for a safety margin.

$$V_{dc} > V$$

- Withstanding voltage of  $C_3$  and  $C_4$  should be determined as follows.

$$V_{dc} > I \cdot R_{dc2}$$

$V_{dc}$ : Withstanding voltage of  $C_3, C_4$   
 $I$ : DC bias current  
 $R_{dc2}$ : DC resistance of  $L_2$

#### 5. Diodes ( $CR_{11}, CR_{12}, CR_{13}, CR_{14}$ )

If the circuit is opened when a bias current is applied, a large counter electromotive force will be generated by the choking inductor and could damage the LCR meter and the operator. The circuit shown in Figure 1 includes a protection circuit to block this counter electromotive force. The diodes used in this protection circuit,  $CR_{11}, CR_{12}, CR_{13}$ , and  $CR_{14}$ , should be determined as follows.

- Diodes must be able to withstand the following power for  $\tau$  [sec].

$$P_d = 1/2 \cdot (L_1 + L_2) \cdot I^2 \cdot 1/\tau \quad [W]$$

$$\tau = \frac{(L_1 + L_2)}{Z_{zt} + (R_{dc1} + R_{dc2})}$$

$L_1, L_2$ : Inductance of  $L_1, L_2$   
 $I$ : DC bias current  
 $Z_{zt}$ : Zener impedance  
 $R_{dc1}, R_{dc2}$ : DC resistance of  $L_1, L_2$

- Zener voltage of  $CR_{11}$  and  $CR_{12}$  should be determined as follows.

$$V_z > V - I \cdot R_{dc1} + \sqrt{2} \text{ Vac}$$

$V$ : Output voltage of DC power supply  
 $I$ : DC bias current  
 $R_{dc1}$ : DC resistance of  $L_1$   
 $\text{Vac}$ : Oscillator level

Zener voltage of  $CR_{13}, CR_{14}$  should be determined as follows.

$$V_z > I \cdot R_{dc2}$$

$I$ : DC bias current  
 $R_{dc2}$ : DC resistance of  $L_2$

Considering operator safety, the zener voltage should be determined as:

$$V_z \leq 40 [V]$$

(Safe voltage is less than 42 [V]p-p according to IEC-348/UL-1244.)

## 6. Diodes (CR<sub>1</sub>, CR<sub>2</sub>, CR<sub>4</sub>, CR<sub>5</sub>)

Are diodes to protect the LCR meter from high DC voltages.

- Zener voltage of CR<sub>1</sub>, CR<sub>2</sub>, CR<sub>4</sub> and CR<sub>5</sub> should be determined as follows.

HP 4192A:	V <sub>z</sub> ±	2 [V]
HP 4194A:	V <sub>z</sub> ±	2 [V]
HP 4274A:	V <sub>z</sub> ±	10 [V]
HP 4275A:	V <sub>z</sub> ±	2 [V]
HP 4276A:	V <sub>z</sub> ±	2 [V]
HP 4277A:	V <sub>z</sub> ±	2 [V]

V<sub>z</sub>: Zener Voltage

These values depend on the maximum input voltage of the LCR meters and the maximum oscillator levels. The rating zener voltage should be greater than the maximum oscillator output level, less than the maximum input voltages and should not distort the test signal. Therefore, the zener voltage should be approximately twice the maximum oscillator output level.

## 7. Diode (CR<sub>3</sub>, CR<sub>6</sub>)

CR<sub>3</sub> and CR<sub>6</sub> are to cancel the parasitic capacitance of zener diodes CR<sub>4</sub> and CR<sub>5</sub>.

- Withstanding voltage and maximum forward current of CR<sub>3</sub> and CR<sub>6</sub> are the same as or greater than CR<sub>4</sub> and CR<sub>5</sub>.

## 8. Diodes (CR<sub>7</sub>, CR<sub>8</sub>, CR<sub>9</sub>, CR<sub>10</sub>)

- CR<sub>7</sub>, CR<sub>8</sub>, CR<sub>9</sub> and CR<sub>10</sub> are the same as CR<sub>3</sub> and CR<sub>6</sub>. One additional diode in series with CR<sub>7</sub>, CR<sub>8</sub>, CR<sub>9</sub> and CR<sub>10</sub> will decrease the total parasitic capacitance.

## 9. Stray Impedance and Circuit Parasitics

When a measurement is performed using this circuit, an additional error will be caused by the circuit. When you design the circuit, keep the signal lines as short as possible to minimize stray impedance. (Refer to Figure 1.) Before making a measurement, you should determine the stray impedance as follows.

- 1) Measure a test device (inductor) using a direct-coupled test fixture such as the HP 16047A/C/D.
- 2) Connect the external DC bias circuit to a LCR meter, and measure the test device without DC bias.
- 3) Compare the results of both 1) and 2). (Refer to Figure 2.)
- 4) If the difference between 1) and 2) is small, the LCR meter's zero adjustment function will be able to compensate the circuit's stray impedance. Perform a zero adjustments at measurement terminals of the circuit.
- 5) If the stray impedance is too great to compensate for with the zero adjustment function, it will necessary to use the three point compensation method (0ohm/OS/Standard calibration). For the HP 4194A, perform 0ohm/OS/Standard calibration at measurement terminals of the circuit. For other LCR meters, perform a three point compensation using an external computer. (Refer to Instrument News/July, 1984.)

## 10. Procedure

- 1) Perform a stray impedance compensation of the circuit using LCR meter's built-in compensation function or using an external computer (refer to section 9).
- 2) Connect a test device (inductor) to measurement terminals of the circuit.
- 3) Set the voltage level of the DC power supply to 0V, then turn it on. Slowly increase the voltage to appropriate level. Do not turn the DC power supply on or off while its output level is not 0V.
- 4) Measure the DC current bias characteristics of the test device (inductor).
- 5) Slowly decrease the voltage level to 0V.
- 6) Remove the test device.

Do not connect or remove the test device while a DC current bias is applied.

## 11. Sample Circuit Design

This describes a sample circuit design using the following specifications.

- A. Instrument: HP 4194A Impedance/Gain-Phase Analyzer
- B. DC current bias:  $I = 0 - 3$  [A]
- C. Inductance of a test device:  $L_x = 25$  [ $\mu$ H]
- D. Measurement frequency: 200 - 300 [kHz]  
Minimum frequency:  $f = 200$  [kHz]
- E. Oscillator level:  $V_{ac} = 0.5$  [V]

### (1) Chokes ( $L_1$ , $L_2$ )

$$\bullet \quad |2\pi f L_1| \geq |2\pi f L_2| \geq |2\pi f L_x|$$
$$L_1 \geq L_2 \geq 25 \text{ } [\mu\text{H}]$$

$$\bullet \quad |2\pi f L_2| \geq R_r$$

$$L_2 \geq \frac{50 \text{ } [\Omega]}{2\pi \times 200 \text{ } [\text{kHz}]}$$

$$L_2 \geq 39.8 \text{ } [\mu\text{H}]$$

$$\bullet \quad P_{max} \geq I^2 \cdot R_{dc}$$

$$P_{max} \geq 9 \cdot R_{dc}$$

Therefore select as follows.

$$L_1 = L_2 = 52 \text{ } [\mu\text{H}]$$

$$R_{dc} = 0.2 \text{ } [\Omega]$$

(2) Blocking capacitor

- Capacitance of  $C_1$ ,  $C_3$  and  $C_4$

$$C \geq \frac{1}{10\pi f}$$

$$C \geq \frac{1}{10\pi \cdot 200 \text{ [kHz]}}$$

$$C \geq 0.16 \text{ [\mu F]}$$

- Capacitance of  $C_2$

$$C \geq \frac{1}{10^3\pi f}$$

$$C \geq \frac{1}{10^3\pi \cdot 200 \text{ [kHz]}}$$

$$C \geq 1.6 \text{ [nF]}$$

- Withstanding voltage of  $C_1$  and  $C_2$

$$V_{dc} > V$$

$$V_{dc} > 10 \text{ [V]}$$

- Withstanding voltage of  $C_3$  and  $C_4$

$$V_{dc} > I \times R_{dc2}$$

$$V_{dc} > 3 \text{ [A]} \times 0.2 \text{ [\Omega]}$$

$$V_{dc} > 0.6 \text{ [V]}$$

Therefore, select as follows.

$$C_1 = C_3 = C_4 = 3300 \text{ [\mu F]} \quad (V_{dc} = 25 \text{ [V]})$$

$$C_2 = 1 \text{ [\mu F]} \quad (V_{dc} = 25 \text{ [V]})$$

(3) Diodes (CR<sub>11</sub>, CR<sub>12</sub>, CR<sub>13</sub>, CR<sub>14</sub>)

- Allowable power

$$\tau = \frac{L_1 + L_2}{Z_{zt} + (R_{dc1} + R_{dc2})} = \frac{52 \text{ } [\mu\text{H}] + 52 \text{ } [\mu\text{H}]}{Z_{zt} + 0.2 \text{ } [\Omega] + 0.2 \text{ } [\Omega]}$$
$$= \frac{104}{Z_{zt} + 0.4} \times 10^{-6} \text{ [sec]}$$

$$P_d = 1/2 \cdot (L_1 + L_2) \cdot I^2 \cdot 1/\tau = 1/2 \cdot 104 \text{ } [\mu\text{H}] \cdot 3^2 \text{ } [\text{A}] \cdot \frac{Z_{zt} + 0.4}{104 \times 10^{-6}}$$
$$= 4.5 Z_{zt} + 18 \text{ [W]}$$

- Zener voltage of CR<sub>11</sub>, CR<sub>12</sub>

$$V_z > V - I \times R_{dc1} + \sqrt{2} \text{ Vac}$$

$$V_z > 10 \text{ [V]} - 3 \text{ [A]} \times 0.2 \text{ } [\Omega] + \sqrt{2} \times 0.5 \text{ [V]}$$

$$V_z > 8.7 \text{ [V]}$$

- Zener Voltage of CR<sub>13</sub>, CR<sub>14</sub>

$$V_z > I \times R_{dc2}$$

$$V_z > 3 \text{ [A]} \times 0.2 \text{ } [\Omega]$$

$$V_z > 0.6 \text{ [V]}$$

Therefore select as follows.

$$\text{CR}_{11}, \text{CR}_{12}: V_z = 20 \text{ [V]}, Z_{zt} = 22 \text{ } [\Omega]$$

(Motrola 1N 4747 .. HP P/N 1902-0556)

$$\text{CR}_{13}, \text{CR}_{14}: V_z = 10 \text{ [V]}, Z_{zt} = 7 \text{ } [\Omega]$$

(Motrola 1N 4740 .. HP P/N 1902-0554)

(4) Diodes (CR<sub>1</sub>, CR<sub>2</sub>, CR<sub>4</sub>, CR<sub>5</sub>)

- Zener Voltage

$$V_z \approx 2 \text{ [V]}$$

Therefore select as follows.

$$\text{CR}_1, \text{CR}_2, \text{CR}_4, \text{CR}_5: V_z = 10 \text{ [V]}$$

(Motrola 1N 4740 .. HP P/N 1902-0554)

(5) Diodes (CR<sub>3</sub>, CR<sub>6</sub>)

- Withstanding voltage

Same as CR<sub>4</sub>, CR<sub>5</sub>

Therefore select as follows.

CR<sub>3</sub>, CR<sub>6</sub>: Fast recovery: 1A  
(Motorola 1N 4936 .. HP P/N 1901-1065)

(6) Diodes (CR<sub>7</sub>, CR<sub>8</sub>, CR<sub>9</sub>, CR<sub>10</sub>)

- Same as CR<sub>3</sub>, CR<sub>6</sub>

Therefore select as follows.

CR<sub>7</sub>, CR<sub>8</sub>, CR<sub>9</sub>, CR<sub>10</sub>: Fast recovery: 1A  
(Motorola 1N 4936 .. HP P/N 1901-1065)

Figure 3 is the measurement result obtained by using the above circuit.




Figure 1 External DC bias circuit

- Ⓐ: Signal lines of Hp and Lc (the thick lines in the figure to the left) should be kept as short as possible.
- Ⓑ: Each signal line, especially the Hp and Lc lines, should be shielded, and the shield conductors should be connected with a heavy wire at a point as near as possible to the test device (point Ⓑ).




Figure 2 Comparison between the HP 16047C and the circuit

- $\theta$ : The Circuit
- $\theta$ : HP 16047C
- Z: HP 16047C
- Z: The Circuit





Figure 3 Measurement result



4192A (Refer to Manual Page 8-88)

Impedance Range	Test Level	
	< 70 mV	> 70 mV
1 Ω - 1 kΩ	1 kΩ	100 Ω
10 kΩ	10 kΩ	1 kΩ
100 kΩ - 1 MΩ	10 kΩ	10 kΩ

4194A (Refer to Page 8-121 for details)



4274A (Refer to Manual Page 8-11 for details)

Impedance Range	OSC Level Multiplier	
	x 1 x 0.1 x 0.01	x 5
100 mΩ - 10 Ω	10 Ω	10 Ω
100 Ω - 1 kΩ	100 Ω	10 Ω
10 kΩ	1 kΩ	100 Ω
100 kΩ	10 kΩ	1 kΩ
1000 kΩ	100 kΩ	10 kΩ
10 MΩ	100 kΩ	100 kΩ

4275A (Refer to Manual Page 8-13 for details)

Impedance Range	Rr
1000 mΩ - 10 kΩ	100 Ω
100 kΩ	1 kΩ
1 MΩ	10 kΩ
10 MΩ	100 kΩ

4276A (Refer to Manual Page 8-15 for details)

Impedance Range	Rr
1 Ω - 1 kΩ	100 Ω
10 kΩ	1 kΩ
100 kΩ	10 kΩ
1 MΩ - 10 MΩ	100 kΩ

HP 4277A (∅ L-D (Q) Measurements)

Inductance Range	Measurement Frequency [Hz]		
	10.0 k	10.1 k - 100 k	101 k - 1M
1 H	1 kΩ	-----	-----
100 mH	100 Ω	1 kΩ	-----
10 mH	100 Ω	100 Ω	1 kΩ
1 mH	100 Ω	100 Ω	100 Ω
100 μH	100 Ω	100 Ω	100 Ω
10 μH	-----	100 Ω	100 Ω
1 μH	-----	-----	100 Ω



For more information, call your local HP sales office listed in the telephone directory white pages. Ask for the Electronic Instruments Department. Or write to Hewlett-Packard: **U.S.A.** P.O. Box 10301, Palo Alto, CA 94303-0890. **Europe:** P.O. Box 999, 1180 AZ Amstelveen, The Netherlands. **Canada:** 6877 Goreway Drive, Mississauga, L4V 1M8, Ontario. **Japan:** Yokogawa-Hewlett-Packard Ltd., 3-29-21, Takaide-Migashi, Suginami-ku, Tokyo 168. Elsewhere in the world, write to Hewlett-Packard Intercontinental, 3495 Deer Creek Road, Palo Alto, CA 94304.

Printed in Japan

August, 1986

5950-2912